

Content-Electronics & Experimental Methods

1. Semiconductor Physics.....(1-32)

1.1 Metals, Semiconductors, and Insulators

1.2 Direct and Indirect Semiconductors

1.3 Electrons and Holes

1.3.1 Effective Mass

1.4 Intrinsic Material

1.5 Extrinsic Material

1.6 The Fermi Level

1.6.1 Electron and Hole Concentrations at Equilibrium

1.7 Temperature Dependence of Carrier Concentrations

1.8 Compensation and Space Charge Neutrality

1.9 Current Components in Semiconductor

1.9.1 Drift current (Conductivity and Mobility)

1.9.2 Diffusion Current

1.9.3 Einstein Relationship

1.9.4 Total Current in a Semiconductor

1.10 Effects of Temperature and Doping on Mobility

1.11 The Potential Variation within a Graded Semiconductor

1.11.1 An Open-Circuited Step-graded Junction

Summary

2. P-N Junction Diode.....(33-83)

2.1 Semiconductor Diode

2.1.1 No Applied Bias

2.1.2 Reverse Bias Condition

2.1.3 Forward Bias Condition

2.1.4 Ideal Diode

2.1.5 Diode Characteristics

2.1.6 Diode Equation

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

- 2.1.7 Breakdown Diodes
- 2.1.8 The Temperature Dependence of the V - I Characteristics
- 2.2 Diode Resistances
 - 2.2.1 DC or Static Resistance
 - 2.2.2 AC or Dynamic Resistance
- 2.3 Diode Capacitances
 - 2.3.1 Space-Charge or Transition Capacitance
 - 2.3.2 Diffusion Capacitance
- 2.4 Load Line Analysis
- 2.5 Series Diode Configurations with DC Inputs
- 2.6 Parallel and Series–Parallel Configurations
- 2.7 Rectifiers
 - 2.7.1 Half-Wave Rectification
 - 2.7.2 Full Wave Rectification
 - (i) Bridge Network
 - (ii) Center-Tapped transformer
- 2.8 Clippers
 - 2.8.1 Series Clippers (Positive and Negative)
 - 2.8.2 Parallel Clippers (Positive and Negative)
 - Summary
- 2.9 Clampers
 - Summary
- 2.10 Zener Diode
 - 2.10.1 Case-I (V_i and R_L fixed)
 - 2.10.2 Case-II (fixed V_i and variable R_L)
 - 2.10.3 Case-III (fixed R_L and variable V_i)
 - 2.10.4 Zener as a Reference Levels

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

3. Bipolar Junction Transistors.....(84-116)

3.1 Transistor Construction

3.2 Transistor Operation

3.3 Transistor Configurations

3.3.1 Common Base Configuration

3.3.2 Common Emitter Configuration

3.3.3 Common Collector Configuration

3.4 DC Biasing-BJT's

3.4.1 Introduction

3.4.2 Operating Point

3.5 Fixed -Bias Circuit

3.5.1 Q -point

3.5.2 Transistor Saturation

3.5.3 Load-Line Analysis

3.6 Emitter-Stabilized Bias Circuit

3.6.1 Q -point

3.6.2 Saturation Level

3.6.3 Load-Line Analysis

3.7 Voltage-Divider Bias

3.7.1 Q -point

3.7.2 Transistor Saturation

3.7.3 Load-Line Analysis

3.8 DC Bias with Voltage Feedback

3.8.1 Q -point

3.8.2 Saturation Conditions

3.8.3 Load-Line Analysis

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

4. Operational Amplifier.....(117-173)

4.1 Characteristics of an Op-Amp

- 4.1.1 Input Offset Voltage
- 4.1.2 Input Offset Current
- 4.1.3 Input Bias Current
- 4.1.4 Differential Input Resistance
- 4.1.5 Common-mode Rejection Ratio (*CMRR*)
- 4.1.6 Supply Voltage Rejection Ratio
- 4.1.7 Large-signal Voltage Gain
- 4.1.8 Output Voltage Swing
- 4.1.9 Output Resistance
- 4.1.10 Transient Response
- 4.1.11 Slew Rate
- 4.1.12 Gain-Bandwidth Product
- 4.1.13 The Ideal Op-Amp
- 4.1.14 Equivalent Circuit of an Op-Amp
- 4.1.15 Ideal Voltage Transfer Curve

4.2 Open-Loop Op-Amp Configurations

- 4.2.1 The Differential Amplifier
- 4.2.2 The inverting Amplifier
- 4.2.3 The Non-inverting Amplifier

4.3 An Op-Amp with Negative Feedback

- 4.3.1 Block Diagram Representation of Feedback Configurations

4.4 Voltage-Series Feedback Amplifier

- 4.4.1 Negative Feedback
- 4.4.2 Closed-Loop Voltage Gain
- 4.4.3 Difference Input Voltage Ideally Zero
- 4.4.4 Input Resistance with Feedback
- 4.4.5 Output Resistance with Feedback

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

- 4.4.6 Bandwidth with Feedback
- 4.4.7 Total Output Offset Voltage with Feedback
- 4.4.8 Voltage Follower
- 4.5 Voltage-Shunt Feedback Amplifier
 - 4.5.1 Closed-Loop Voltage Gain
 - 4.5.2 Inverting Input Terminal at Virtual Ground
 - 4.5.3 Input Resistance with Feedback
 - 4.5.4 Output Resistance with Feedback
 - 4.5.5 Bandwidth with Feedback
 - 4.5.6 Total Output Offset Voltage with Feedback
 - 4.5.7 Current-to-Voltage Converter
- 4.6 Differential Amplifiers
 - 4.6.1 Differential Amplifier with One Op-Amp
 - 4.6.2 Differential Amplifier with Two Op-Amps
- 4.7 The Practical Op-Amp
- 4.8 Summing, Scaling and Averaging Amplifier
 - 4.8.1 Inverting Configuration
 - 4.8.2 Non-inverting Configuration
 - 4.8.3 Differential Configuration
- 4.9 The Integrator
- 4.10 The Differentiator
- 4.11 Active Filters
 - 4.11.1 First-Order Low-Pass Filter
 - 4.11.2 Second-Order Low-Pass Filter
 - 4.11.3 First-Order High-Pass Filter
 - 4.11.4 Second-Order High-Pass Filter
 - 4.11.5 Band-Pass Filter
 - 4.11.6 All-Pass Filter

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

4.12 Oscillators

- 4.12.1 Oscillator Principles
- 4.12.2 Phase Shift Oscillator
- 4.12.3 Wein Bridge Oscillator
- 4.12.4 Square Wave Generator

4.13 Basic Comparator

- 4.13.1 Zero-Crossing Detector
- 4.13.2 Schmitt Trigger
- 4.13.3 Voltage Limiters

5. Digital Electronics.....(174-271)

5.1 Number System

- 5.1.1 Decimal Number System
- 5.1.2 Binary Number System
- 5.1.3 Octal Number System
- 5.1.4 Hexadecimal Number System

5.2 Logic Gates

- 5.2.1 The Inverter
- 5.2.2 The AND Gate
- 5.2.3 The OR Gate
- 5.2.4 The NAND Gate
- 5.2.5 The NOR Gate
- 5.2.6 OR Gate (Positive Logic and Negative Logic)
- 5.2.7 AND Gate (Positive Logic and Negative Logic)

5.3 Logic Expressions

- 5.3.1 NOT
- 5.3.2 AND
- 5.3.3 OR
- 5.3.4 NAND
- 5.3.5 NOR

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

- 5.4 Rules for Boolean algebra
- 5.5 Boolean Expressions for Gate Networks
 - 5.5.1 Sum-of-Product Form
 - 5.5.2 Product-of-Sums Form
- 5.6 Simplification of Boolean Expressions
 - 5.6.1 Boolean algebra techniques
 - 5.6.2 The Karnaugh Map
- 5.7 Universal Gates
 - 5.7.1 The Universal Property of the NAND Gate
 - 5.7.2 The Universal Property of the NOR Gate
- 5.8 Latches
 - 5.8.1 The S-R Latch
 - 5.8.2 The Gated S-R Latch
 - 5.8.3 The Gated D Latch
- 5.9 Edge-Triggered Flip-Flops
 - 5.9.1 The Edge-Triggered S-R Flip-Flop
 - 5.9.2 The Edge-Triggered D Flip-Flop
 - 5.9.3 The Edge-Triggered J-K Flip-Flop
 - 5.9.4 Asynchronous Inputs
- 5.10 Pulse-Triggered Flip-Flops (Master-Slave)
 - 5.10.1 The pulse-Triggered (Master-Slave) S-R Flip-Flop
 - 5.10.2 The Pulse-Triggered (Master-Slave) D Flip-Flop
 - 5.10.3 Pulse-Triggered (Master-Slave) J-K Flip-Flop
- 5.11 Basic Flip-Flop Applications
 - 5.11.1 Parallel Data Storage
 - 5.11.2 Data Transfer
 - 5.11.3 Frequency Division
 - 5.11.4 Counting
- Summary

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

5.12 Asynchronous Counters

5.12.1 A Three-Bit Asynchronous Binary Counter

5.12.2 Asynchronous Decade Counters

5.13 Synchronous Counters

5.13.1 Three-Bit Synchronous Binary Counter

5.13.2 A four-bit synchronous binary counter and timing diagram

5.14 Shift Register Functions

5.14.1 Serial In-Serial out Shift Registers

5.14.2 Serial In-Parallel out Shift Registers

5.14.3 Parallel In-Serial out Shift Registers

5.14.4 Parallel In- Parallel out Shift Registers

5.15 Digital-to-Analog (D/A) Conversion

5.15.1 Digital and Analog Signals

5.15.2 Binary-weighted Input D/A converter

5.15.3 R/2R ladder D/A converter

5.15.4 D/A performance characteristics

5.16 Analog-to-Digital (A/D) Conversion

5.16.1 Simultaneous A/D converter

6. Experimental Methods.....(272-318)

6.1 Error Analysis

6.2 Data Interpretation and Analysis

6.3 Error Propagation

6.4 Statistical Model

6.4.1 The Binomial Distribution

6.4.2 The Poisson Distribution

6.4.3 The Gaussian Distribution

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16

6.5 Nuclear Detector

6.5.1 Gaseous Ionization Detectors

6.5.1.1 Ionization Chamber

6.5.1.2 Proportional Counter

6.5.1.3 G.M. counters

6.5.2 Scintillation Counter

6.5.3 Semiconductor Detector

6.6 Energy Spectrum and Pulse Height Distribution

6.7 Temperature Sensor

6.8 Pressure Sensor

6.9 Vibration Sensor

Practice Set.....(319-377)

Head office

fiziks, H.No. 40 D, G.F, Jia Sarai,
Near IIT, Hauz Khas, New Delhi-16
Phone: 011-26865455/+91-9871145498

Branch office

Anand Institute of Mathematics,
28-B/6, Jia Sarai, Near IIT
Hauz Khas, New Delhi-16